# Optimizing 1D and 2D Convolution Accelerators for Area, Energy, and Flexibility <br> David Paz ${ }^{1}$, Andy Wright² 

## Introduction

Two-Dimensional Accelerator
What is a One-Dimensional Convolution?

$$
y[n]=x[n] * h[n]=\sum_{k=-\infty}^{+\infty} x[k] h[n-k]
$$

What is a Two-Dimensional Convolution?

$$
y[m, n]=x[m, n] * k[m, n]=\sum_{j=-\infty}^{+\infty} \sum_{i=-\infty}^{+\infty} k[i, j] x[m-i, n-j]
$$

Applications of Discrete Time Convolutions
mage Processing

> - Signal Processing

- Image Processing - Pattern and Edge Detection

What is an Accelerator?

- Highly optimized hardware accelerators are capable of increasing performance on very specific computational tasks by large factors over sequential instructions. These accelerators are often optimized for high performance and instructions per clock cycle

One-Dimensional and Two-Dimensional Applications:

- Ideal for loT and small devices to provide significant performance gains over sequential computations and flexibility over application-specific accelerators such as CNN accelerators.


## Implementation

Bluespec System Verilog (BSV) has been used to develop the accelerator by implementing pipelined Full Binary/3D Tree structures.

- Bluespec Verilog Design
- Internal Caching (2D Accelerator)
- Three-stage pipelined RISC-V
processor
- Complete accelerator-memory
interaction
R4RISC-V

Implem
Board

## One-Dimensional Accelerator

$$
x[n]=\left[\begin{array}{llllll}
X_{0} & X_{1} & X_{2} & X_{3} & \ldots & X_{n}
\end{array}\right]
$$

$$
k[n]=\left[\begin{array}{llll}
K_{0} & K_{1} & K_{2} & K_{3}
\end{array}\right]
$$



1D Accelerator Wrapper


$Y_{1,1}=K_{0,0} * X_{2,2}+K_{0,1} * X_{2,1}+K_{0,2} * X_{2,0}+K_{1,0} * X_{1,2}+K_{1,1} * X_{1,1}+K_{1,2} * X_{1,0}+K_{2,0} * X_{0,2}+K_{2,1} * X_{0,1}+K_{2,2} * X_{0,0}$






Kernel Register

Figure 2. Two Dimensional - 3D Tree structure
2D Accelerator Wrapper


| Results |  |  |  |
| :---: | :---: | :---: | :---: |
| Input Matrix Dimensions | Sequential Clock Cycle Count | Accelerator Clock Cycle Count | Speed-up |
| 1x100 | 10,486 | 204 | 51x |
| $1 \times 1000$ | 107,686 | 2,007 | 53x |
| 1×10000 | 1,079,686 | 20,010 | 53x |
| Table 1. One Dimensional Convolution: $1 \times 4$ Kernel |  |  |  |
| Input Matrix Dimensions | Sequential Clock Cycle Count | Accelerator Clock Cycle Count | Speed-up |
| $15 \times 15$ | 70,747 | 657 | 107x |
| 30x30 | 249,802 | 2,248 | 111x |
| 100x100 | 2,531,242 | 22,661 | 111x |

[^0]
## Conclusions

- Significant performance gains over sequential instruction executions by large factors.
High-level interface offers users high customization options tailored specifically for their own applications Variable input and kernel matrices (more ideas for future work)


## Acknowledgements

## Mentors:

Arvind, PhD, Andy Wright (MIT EECS):
would like to acknowledge the full support for this work provided by the software and tools.

EMITCS


[^0]:    Table 2. Two Dimensional Convolution: $3 \times 3$ Kernel

